# Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/GB05/000490

International filing date: 14 February 2005 (14.02.2005)

Document type: Certified copy of priority document

Document details: Country/Office: GB

Number: 0403190.2

Filing date: 13 February 2004 (13.02.2004)

Date of receipt at the International Bureau: 01 April 2005 (01.04.2005)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)







PCT | 9B2005 | 000490



The Patent Office Concept House Cardiff Road Newport South Wales NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 16 March 2005

Patents Form 1/77

etents Act 1977 (Rule 16)

THE PATENT OFFICE

13 FEB 2004

P01/7700-0.00-0403190.2 ACCOUNT CHA

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in

a) any applicant named in part 3 is not an inventor, or b) there is an inventor who is not named as an

any named applicant is a corporate body.

applicant, or

See note (d))

The Patent Office

Cardiff Road Newport

this form) South Wales NP9 1RH Your reference HE/P501643 Patent application number 0403190.2 (The Patent Office will fill in this part) 3. Full name, address and postcode of the or of IQE Silicon Compounds Ltd each applicant (underline all surnames) Beech House Cypress Drive St Mellons Patents ADP number (if you know it) Cardiff, CF2 0LW 8808487001 If the applicant is a corporate body, give the United Kingdom country/state of its incorporation Title of the invention Compound Semiconductor Device and Method of producing the same Name of your agent (if you have one) **URQUHART-DYKES & LORD** "Address for service" in the United Kingdom Urquhart-Dykes & Lord LLP to which all correspondence should be sent Three Trinity Court Three Trinity Court (including the postcode) 21-27 Newport Road 21-27 Newport Road **CARDIFF CARDIFF** CF24 0AA CF24 OAA Patents ADP number (if you know it) 1644025 6. If you are declaring priority from one or more Country Priority application number earlier patent applications, give the country Date of filing (if you know it) (day / month / year) and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number 7. If this application is divided or otherwise Number of earlier application Date of filing derived from an earlier UK application, (day / month / year) give the number and the filing date of the earlier application Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if.

#### Patents Form 1/77

5. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description 5

Claim(s) 3

Abstract 1

Drawing(s) 1 † 1

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

Request for preliminary examination and search (Patents Form 9/77)

Request for substantive examination
(Patents Form 10/77)

Any other documents

(please specify)

I/We request the grant of a patent on the basis of this application.

Signature URQUHART DXKES

Date 12.02.04

12. Name and daytime telephone number of person to contact in the United Kingdom

Huw Evans


029 2048 7993

# Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

#### Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.



# Compound Semiconductor Device and Method of producing the same

This invention relates to a compound semiconductor device and to a method of producing such a device.

Silicon (Si) is widely used in the manufacture of semiconductor devices, since it is readily available 5 commercially and exhibits a number of desirable characteristics. However, with increasing demands on the speed semiconductors, it has become desirable semiconductor devices from materials such as germanium (Ge), which has a larger crystalline lattice constant and which 10 therefore can operate at higher speeds.

Unfortunately, materials such as germanium are not readily available commercially and do not possess the desirable characteristics of silicon.

In order to overcome this problem, it is well known that the electron mobility of silicon can be increased by depositing silicon onto a silicon germanium compound of say  $\mathrm{Si}_{0.8}\mathrm{Ge}_{0.2}$  to form a strained layer of silicon having an increased lattice constant towards that of the germanium constituent of the underlying compound.

A disadvantage of depositing a SiGe compound on a silicon semiconductor substrate is that dislocations will occur between the different materials owing their different lattice constants. In order to overcome this problem it is well known to deposit a graded compound of Si  $_{1-x}Ge_x$  on the silicon substrate, where X is gradually varied from 0 to 0.2 over 5 to  $6\mu m$  through the layer.

A disadvantage of such graded compounds is that the defectivity and surface roughness of the final compound material is poor, with the result that these undesirable characteristics are carried through to any layers deposited on the final compound material.

We have now devised a semiconductor device which alleviates the above-mentioned problems.

In accordance with this invention, there is provided a semiconductor device comprising a substrate of a first semiconductor material and a compound layer of said first

semiconductor material and a second semiconductor material disposed on the substrate, the ratio of the first material to the second material of the compound layer being decreased away from the substrate towards the upper surface of the compound 5 layer, wherein the rate of decrease of the ratio varies within said layer.

We have found that varying the rate of decrease of the ratio of the first material to the second material surprisingly significantly reduces the surface roughness and defectivity 10 levels at the surface of the compound layer.

Preferably the rate of decrease of the ratio increases away from the substrate towards the surface of the compound layer.

In one embodiment, the rate of decrease of the ratio 15 varies linearly on opposite sides of an intermediate point within said layer at which the rate varies.

In an alternative embodiment, the rate of decrease of the ratio varies non-linearly within said layer.

It is also contemplated that the ratio may remain 20 constant or increase between points intermediate said layer.

Preferably a final layer comprising said first material is deposited on the surface of the compound layer.

Preferably the first material is silicon and preferably, the second material is germanium.

Preferably the composition of the compound layer at the upper surface thereof comprises 10-50% of said second material.

25

30

Preferably the composition of the compound layer at the upper surface thereof comprises substantially 20% of said second material.

Also in accordance with this invention, there is provided a method of manufacturing a semiconductor device, the providing method comprising a substrate ο£ a semiconductor material depositing a compound layer of said first semiconductor material and a second semiconductor 35 material on the substrate such that the ratio of the first material to the second material of the compound layer decreases away from the substrate towards the upper surface of the

compound layer, the rate of decrease of the ratio being varied within the layer.

Preferably the rate of decrease of the ratio is increased from the substrate towards the surface of the 5 compound layer.

In one embodiment, the rate of decrease of the ratio is varied linearly on opposite sides of an intermediate point within said layer where the rate is varied.

In an alternative embodiment, the rate of decrease of 10 the ratio is varied non-linearly within the layer.

The compound layer is grown in a chamber into which materials comprising silicon and germanium are introduced. Typically, graded compound layers are formed by varying the respective amounts of silicon and germanium materials which are introduced into the chamber. However, in the present invention, the ratio of the first material to the second material of the compound layer is preferably decreased in part by decreasing the temperature at which the layer is deposited from the substrate towards the surface of the compound layer.

An embodiment of this invention will now be described by way of examples only and with reference to the accompanying drawings, in which:

Figure 1 is a schematic sectional view through a semiconductor device:

Figure 2 is a graph showing X in Si  $_{1-x}Ge_x$  at various points along a vertical line D extending through a graded layer of the semiconductor device Figure 1, when formed in accordance with the prior art:

Figure 3 is a similar graph of the semiconductor device 30 of Figure 1, when formed in accordance with an embodiment of this invention; and

Figure 4 is a similar graph of the semiconductor device of Figure 1, when formed in accordance with an alternative embodiment of this invention.

Referring to Figure 1 of the drawings, there is shown a semiconductor device comprising a silicon substrate 10, a graded compound layer 11 of  $\mathrm{Si}_{1-x}\mathrm{Ge}_x$  disposed on the substrate

10 and a capping layer 12 of silicon.

Semiconductor devices of the above-mentioned construction are well known. Hitherto the graded layer 11 has been formed by increasing X in Si<sub>1-x</sub>Ge<sub>x</sub> linearly from 0 at the surface of the substrate 10 to about 0.2 at the surface of the graded layer 11. This gradual change in X reduces crystalline dislocations of the type which would occur if Si<sub>0.8</sub>Ge<sub>0.2</sub> were deposited directly onto the silicon substrate 10.

The capping layer 12 of silicon adopts the larger 10 lattice constant of the underlying  $\mathrm{Si}_{0.8}\mathrm{Ge}_{0.2}$  and in this manner, the silicon layer 12 has a greater electron mobility than that of a conventional silicon layer.

A disadvantage of the above-mentioned arrangement is that there is always some inherent defectivity in the graded layer 11 caused by the change in lattice constant as X increases through the layer. This also has the effect of adversely affecting the surface roughness of the layer 11. These undesirable characteristics are carried through to the silicon capping layer 12.

Referring to Figure 3 of the drawings, in accordance with this invention, the ratio of silicon to germanium in the graded layer 11 is gradually decreased in a linear manner until a point P is reached intermediate the layer, whereupon the linear rate of decrease of the ratio is increased until X reaches approximately 0.2.

We have found that this variation in the rate of change X through the layer 11 significantly improves the defectivity levels and the surface roughness at the surface of layer 11.

Referring to Figure 4 of the drawings, in an alternative embodiment, the rate of change of X may vary through the layer in a non-linear manner. However, it is preferred that the rate of change of X increases away from the surface of the substrate 10.

A graded layer in accordance with this invention can be produced by initially introducing materials comprising silicon and germanium into a chamber at a starting growth temperature. In addition to adjusting the levels of materials fed into the chamber, the temperature is decreased to partially vary the germanium content X.

### Claims

- 1. A semiconductor device comprising a substrate of a first semiconductor material and a compound layer of said first semiconductor material and a second semiconductor material disposed on the substrate, the ratio of the first material to the second material of the compound layer being decreased away from the substrate towards the upper surface of the compound layer, wherein the rate of decrease of the ratio varies within said layer.
- 10 2. A semiconductor device as claimed in claim 1, in which the rate of decrease of the ratio increases away from the substrate towards the surface of the compound layer.
- 3. A semiconductor device as claimed in claims 1 or 2, in which the rate of decrease of the ratio varies linearly on opposite sides of an intermediate point disposed within said layer at which the rate varies.
  - 4. A semiconductor device as claimed in claims 1 or 2, in which the rate of decrease of the ratio varies non-linearly within said layer.
- 20 5. A semiconductor device as claimed in claims 1 or 2, in which the ratio remains constant between points disposed intermediate said layer.
- 6. A semiconductor device as claimed in claims 1 or 2, in which the ratio increases between points disposed intermediate 25 said layer.
  - 7. A semiconductor device as claimed in any preceding claim, in which a final layer comprising said first material is deposited on the surface of the compound layer.
  - 8. A semiconductor device as claimed in any preceding

claim, in which the first material is silicon.

- 9. A semiconductor device as claimed in any preceding claim, in which the second material is germanium.
- 10. A semiconductor device as claimed in any preceding 5 claim, in which the composition of the compound layer at the upper surface thereof comprises 10-50% of said second material.
  - 11. A semiconductor device as claimed in claim 10, in which the composition of the compound layer at the upper surface thereof comprises substantially 20% of said second material.
- 10 12. A semiconductor device substantially as herein described with reference to Figures 3 or 4 of the accompanying drawings.
- 13. A method of manufacturing a semiconductor device, the method comprising providing a substrate of a first semiconductor material depositing a compound layer of said first semiconductor material and a second semiconductor material on the substrate such that the ratio of the first material to the second material of the compound layer decreases away from the substrate towards the upper surface of the compound layer, the rate of decrease of the ratio being varied within the layer.
  - 14. A method as claimed in claim 13, in which the rate of decrease of the ratio is increased away from the substrate towards the surface of the compound layer.
- 25 15. A method as claimed in claims 13 or 14, in which the rate of decrease of the ratio is varied linearly on opposite sides of an intermediate point disposed within said layer where the rate is varied.
  - 16. A method as claimed in claims 13 or 14, in which the

rate of decrease of the ratio is varied non-linearly within the layer.

- 17. A method as claimed in any of claims 13 to 16, in which the ratio of the first material to the second material of the compound layer is decreased in part by decreasing the temperature at which the layer is deposited from the substrate towards the surface of the compound layer.
- 18. A method of manufacturing a semiconductor device, the method being substantially as herein described with reference10 to Figures 3 or 4 of the accompanying drawings.

## Abstract

A semiconductor device comprises an Si substrate 10 and a compound layer 11 of Si<sub>1-x</sub>Ge<sub>x</sub> disposed on the substrate 10. X is varied from 0 to 0.2 away from the substrate 10 towards the upper surface of the compound layer 11, with the rate of change of X increasing through the layer.

The increasing rate of change of X significantly improves the defectivity levels and the surface roughness at the surface of layer 11.

10 Figure 1

